

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
11 October 2001 (11.10.2001)

PCT

(10) International Publication Number  
**WO 01/75983 A2**

- (51) International Patent Classification<sup>7</sup>: **H01L 29/92** (74) Agent: **DUIJVESTIJN, Adrianus, J.**; Internationaal Octrooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (21) International Application Number: **PCT/EP01/03634**
- (22) International Filing Date: **28 March 2001 (28.03.2001)** (81) Designated States (*national*): **CN, JP, KR.**
- (25) Filing Language: **English** (84) Designated States (*regional*): **European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).**
- (26) Publication Language: **English**
- (30) Priority Data:  
09/542,712 4 April 2000 (04.04.2000) **US** Published:  
— *without international search report and to be republished upon receipt of that report*
- (71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]**; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).  
*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*
- (72) Inventors: **VATHULYA, Vickram**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **SOWLATI, Tirdad**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(54) Title: **MULTILAYER CAPACITOR STRUCTURE HAVING AN ARRAY OF CONCENTRIC RING-SHAPED PLATES FOR DEEP SUB-MICRON CMOS**

(57) Abstract: A capacitor structure (20) having a first and at least a second conductor level (L1-L4) of electrically conductive concentric ring-shaped lines (22-25). The conductive lines of the first and at least second levels are arranged in concentric ring-shaped stacks. A dielectric material (26-29) is disposed between the first and second conductor levels and between the concentric conductive lines in each of the levels. At least one electrically conductive via (32) electrically connects the conductive lines in each stack, thereby forming a concentric array of ring-shaped capacitor plates. The concentric array of capacitor plates are electrically connected in an alternating manner to first and second terminals of opposite polarity so that capacitance is generated between adjacent plates of the array. The capacitor structure is especially useful in deep sub-micron CMOS.

**BEST AVAILABLE COPY**

Multilayer capacitor structure having an array of concentric ring-shaped plates for deep sub-micron CMOS

This invention relates to capacitor structures for metal-oxide-semiconductors (MOS), and in particular, to a capacitor structure for deep sub-micron complementary metal-oxide semiconductors (CMOS), formed by multiple levels of electrically conductive ring-shaped concentric lines connected between levels by vias that define an array of concentric  
5 ring-shaped capacitor plates.

Conventional capacitor structures for deep sub-micron CMOS are typically constructed with two flat parallel plates separated by a thin dielectric layer. The plates are formed by layers of conductive material, such as metal or polysilicon. The capacitor structure is usually isolated from the substrate by an underlying dielectric layer. To achieve high  
10 capacitance density in these structures, additional plates are provided. FIG. 1 illustrates a conventional multilayer parallel plate capacitor structure 10 in a deep sub-micron CMOS. The capacitor structure 10 includes a vertical stack of electrically conductive lines 12 separated by dielectric layers 13. The conductive lines 12 and dielectric layers 13 are constructed over a semiconductor substrate 11. The conductive lines 12 form the plates or  
15 electrodes of the capacitor 10. The plates 12 are electrically connected together in an alternating manner such that all the "A" plates are of a first polarity and all the "B" plates are of a second polarity, opposite to the first polarity.

A major limitation associated with parallel plate capacitor structures is that the minimum distance between the plates does not change as geometry's in CMOS processes are  
20 scaled down. Hence, gains in capacitance density are not realized during such down scaling.

Various other capacitor structures with high capacitance densities, such as double polysilicon capacitors and gate-oxide capacitors, are known in the art. Double polysilicon capacitors, however, do not lend themselves to deep sub-micron CMOS processes. Gate-oxide capacitors are generally not used in deep sub-micron CMOS processes because they  
25 have large gate areas which cause yield and reliability issues, they generate capacitance's which vary with voltage, and may experience high voltages that can breakdown the gate-oxide.

Trench capacitor structures for dynamic random access memories (DRAMs) have high capacitance densities. Such capacitors are formed by etching a trench in the

substrate and filling the trench with conductive and dielectric material to form a vertical capacitance structure. However, trench capacitors are costly to fabricate because they add etching and trench filling processes.

Interdigitated capacitor structures are used in microwave applications. These capacitors have closely placed, interdigitated conductive line structures which produce fringing and cross-over capacitance's therebetween to achieve capacitance. However, the cross-over capacitance produced by interdigitated capacitors is limited to a single conductor level.

Accordingly, a need exists for an improved high capacitance density capacitor structure for deep sub-micron CMOS.

A capacitor structure comprising a first and at least a second conductor level of electrically conductive concentric lines. The conductive lines of the first and at least second levels are arranged in concentric stacks. A dielectric material is disposed between the first and second conductor levels and between the concentric conductive lines in each of the levels. At least one electrically conductive via electrically connects the conductive lines in each stack, thereby forming a concentric array of capacitor plates. The concentric array of capacitor plates are electrically connected in an alternating manner to first and second terminals of opposite polarity so that capacitance is generated between adjacent plates of the array. The capacitor structure is especially useful in deep sub-micron CMOS.

The advantages, nature, and various additional features of the invention will appear more fully upon consideration of the illustrative embodiments now to be described in detail in connection with accompanying drawings wherein:

Fig. 1 is an elevational side view of a conventional parallel plate capacitor structure in a deep sub-micron CMOS;

Fig. 2 is a top plan view of a capacitor structure according to an embodiment of the invention for generating capacitance in deep sub-micron CMOS;

Fig. 3 is a sectional view illustrating the capacitor structure of the invention;

and

Fig. 4 is a perspective sectional view illustrating the capacitor structure of the invention.

It should be understood that the drawings are for purposes of illustrating the concepts of the invention and are not to scale.

5 Figs. 2-4 collectively illustrate a capacitor structure 20 according an embodiment of the invention for generating capacitance in deep sub-micron CMOS. The capacitor structure 20 has a capacitance density which is significantly greater than that of a conventional parallel plate capacitor structure. The capacitor structure 20 is constructed over a substrate 21 of semiconductor material in a multiple conductor level process (four electrical  
10 conductor levels L1-L4 are depicted for illustrative purposes only). The first conductor level L1 includes a first concentric array of electrically conductive ring-shaped lines 22, the second conductor level L2 includes a second concentric array of electrically conductive ring-shaped lines 23, the third conductor level L3 includes a third concentric array of electrically  
15 conductive ring-shaped lines 24, and the fourth conductor level L4 includes a fourth concentric array of electrically conductive ring-shaped lines 25. As illustrated, the ring-shaped conductive lines 22-25 have a square geometry, however, the lines 22-25 can also be formed in rectangular, octagonal, or circular geometry's to name a few. In present state-of-the-art deep sub-micron CMOS technology, conductive line spacings of about 0.5 microns or less is common. Thus, the minimum distance  $M_d$  between the concentric conductive lines in  
20 each conductor level of the capacitor structure 20 is typically equal to or less than about 0.5 microns.

A first dielectric layer 26 fills the space between the substrate 21 and the first conductor level L1; a second dielectric layer 27 fills the space between the first and second conductor levels L1, L2 and the spaces between the concentric lines 22 of the first conductor  
25 level L1; a third dielectric layer 28 fills the space between the second and third conductor levels L2, L3 and the spaces between the concentric lines 23 of the second level L2; a fourth dielectric layer 29 fills the space between the third and fourth conductor levels L3, L4 and the spaces between the concentric lines 24 of the third conductor level L3; and a fifth dielectric layer 30 fills the space between the fourth conductor level and a contact layer 31, and the  
30 spaces between the concentric lines 25 of the fourth conductor level L4. The conductive lines 23-25 of the second, third and fourth levels L2-L4 substantially overlie corresponding lines 22 of the first level L1, thereby forming concentric stacks of lines. The conductive lines 22-25 in each stack are electrically connected by a first set of electrically conductive vias 32

extending through the second, third, and fourth dielectric layers. The resulting structure forms a concentric array of ring-shaped capacitor electrodes or plates 27A, 27B.

The array of concentric ring-shaped capacitor plates 27A, 27B are electrically connected in an alternating manner to first and second terminals A, B of opposite polarities, defined in the contact layer 31. In particular, all the ring-shaped capacitor plates designated 27A are electrically connected to the first terminal A in the contact layer 31 with a second set of vias 33 that extend through the fifth dielectric layer 30. All the ring-shaped capacitor plates designated 27B are electrically connected to the second terminal B in the contact layer 31 with a third set of vias 42 that extend through fifth dielectric layer 30.

The capacitor structure of the invention has a capacitance density which is about three times that of a conventional parallel plate capacitor structure, because it generates cross-over capacitance  $C_c$  between adjacent concentric conductive lines in each of the conductor levels. The improvement in capacitance density can be seen by comparing the capacitance of a conventional parallel plate capacitor similar to the one shown in Fig. 1 constructed with five (5) plates and having dimensions of 39.2 microns x 39.2 microns, with a capacitor made according to the invention constructed with 4 conductor levels and having dimensions of 38.6 microns x 38.6 microns. Both capacitors were constructed in a 0.25 micron CMOS process. The parallel plate capacitor had a capacitance of about 217 fF and a capacitance per unit area of about  $0.14 \text{ fF}/\mu\text{m}^2$ . In comparison, the capacitor made according to the invention had a capacitance of about 652.2 fF and a capacitance per unit area of about  $0.44 \text{ fF}/\mu\text{m}^2$ . This represents a 215 percent increase over the conventional parallel plate capacitor, even without accounting for the additional capacitance that will come from via-to-via capacitance between adjacent plate, which can be significant. Much of this capacitance increase is due to the significantly smaller minimum distance between the plates. In a 0.25 micron CMOS process, the line separation is about 0.4 microns. Accordingly, the minimum distance between the ring-shaped plates of the capacitor structure of the invention is about 0.4 microns as compared to about the one micron vertical separation between the plates of the conventional parallel plate capacitor structure.

Further, the capacitance density of the capacitor structure of the invention will advantageously increase as the geometry's in semiconductor process technologies continue to shrink and scale down because the minimum width  $M_w$  of the concentric lines 22-25 and the minimum distance  $M_d$  between concentric lines 22-25 in each of the levels L1-L4 will advantageously decrease.

Such capacitance increases are not possible in conventional multilayer parallel plate capacitor structures because the heights or thickness' of the conductor and dielectric levels do not scale down. Hence, the distance between the plates will remain about 1 micron in conventional parallel plate capacitor structures.

5           The capacitor structure of the invention is typically manufactured in silicon using conventional deep sub-micron CMOS processing. The capacitor structure of the invention can also be manufactured in gallium arsenide or any other suitable semiconductor system using conventional deep sub-micron processing. Manufacturing in silicon using deep sub-micron CMOS processing, usually involves growing or depositing a first layer of silicon  
10   dioxide on a selected portion of a silicon semiconductor substrate to form the first dielectric layer. The silicon dioxide layer has a thickness in the range of about one micron. A first layer of metal, such as aluminum, or highly conductive polysilicon, is deposited on the first dielectric layer of silicon dioxide and then defined into the concentric conductive lines using well known masking and dry etching techniques to form the first conductor level. As  
15   mentioned above, the width and spacing of the conductive lines are set to the minimum dimensions of the process to enhance the capacitance of the structure, i.e., the lines and spacing between the lines are as narrow as possible.

          A second layer of silicon dioxide is then grown or deposited over the conductive lines to form the second dielectric layer. The thickness of the second dielectric  
20   layer of silicon dioxide is in the range of about one micron. A plurality of holes, which extend down to the first conductor level are defined in the second dielectric layer of silicon dioxide and then filled with metal or polysilicon using conventional via fabrication techniques to form the vertically extending vias in the second dielectric layer. A second layer  
25   of metal, such as aluminum, or polysilicon, is deposited on the second dielectric layer of silicon dioxide and then defined into the concentric conductive lines of the second conductor level. The remaining dielectric layers, vias, conductor levels, and conductive lines, are fabricated in the same manner as described above.

          One of ordinary skill in the art will recognized that specialized dielectric materials can be used in place of silicon dioxide (silicon systems) or silicon nitride (gallium  
30   arsenide systems) to form the dielectric layers. For example a Ferro-electric ceramic, such as PLZT (lanthanum-modified lead zirconate tantalate) can be used to form the dielectric layers. The use of PLZT layers greatly enhances capacitance as PLZT has a dielectric constant of approximately 4,700, in contrast to 3.9 for the dielectric constant of silicon dioxide.

The ordinary skill artisan will further recognize that the capacitor of the invention can be useful in many applications, such as RF, analog and digital applications. RF circuit applications employ capacitors for matching. The larger the capacitance per unit area, the smaller the area and the lower the cost. In analog circuit applications, undesirable noise  
5 can often be reduced by using large capacitors (KT/C). In digital circuit applications, large decoupling capacitance's are often very important and can be easily provided with the capacitor of the invention. The capacitor structure of the invention also lends itself to being easily programmed into a standard pcell for layout generation.

10 While the foregoing invention has been described with reference to the above embodiment, additional modifications and changes can be made without departing from the spirit of the invention. Accordingly, such modifications and changes are considered to be within the scope of the appended claims.

## CLAIMS:

1. A capacitor (20) comprising:
  - a first conductor level (L1) of electrically conductive concentric lines (22);
  - at least a second conductor level (L2) of electrically conductive concentric lines (23), the conductive lines (22, 23) of the first and at least second levels (L1, L2) arranged in concentric stacks;
  - a dielectric material (27, 28) disposed between the first and second conductor levels (L1, L2) and between the concentric conductive lines (22, 23) in each of the levels (L1, L2);
  - at least one electrically conductive via (32) electrically connecting the conductive lines (22, 23) in each stack, thereby forming an array of concentric capacitor plates (27A, 27B), each conductive via (32) extending through the dielectric material (27) between the first and second conductor levels (L1, L2); and
  - first and second terminals (A, B) having opposite electrical polarities; wherein the array of concentric capacitor plates (27A, 27B) are electrically connected in an alternating manner to the terminals (A, B) of opposite polarity so that capacitance is generated between adjacent plates of the array.
2. The capacitor (20) according to claim 1, wherein the conductive lines (22, 23) and the plates (27A, 27B) formed thereby have a ring-shaped structure.
3. The capacitor (20) according to claim 1, wherein the conductive lines (22, 23) and the plates (27A, 27B) formed thereby have a square ring-shaped structure.
4. The capacitor (20) according to claim 1, wherein the capacitor (20) is constructed over a substrate (21).
5. The capacitor (20) according to claim 4, wherein the substrate (21) is made from a semiconductor material.



6. The capacitor (20) according to claim 1, wherein the capacitor (20) comprises a sub-micron MOS structure.
7. The capacitor (20) according to claim 1, wherein the capacitor (20) comprises a sub-micron CMOS structure.
8. The capacitor (20) of claim 1, wherein the capacitor (20) comprises a sub-micron structure.
9. The capacitor (20) according to claim 1, wherein the conductive lines (22, 23) are made from one of a metal material and a conductive semiconductor material.
10. The capacitor (20) according to claim 1, wherein the at least second conductor level (L2) of electrically conductive concentric lines (23) is a plurality of conductor levels (L2, L3, L4) of electrically conductive concentric lines (23, 24, 25), the conductive lines (22, 23, 24, 25) of all the levels (L1, L2, L3, L4) arranged in concentric stacks.
11. The capacitor (20) according to claim 1, wherein the at least one electrically conductive via (32) is a plurality of electrically conductive vias (32).

1/4




FIG. 1




FIG. 2




FIG. 3




FIG. 4

**THIS PAGE BLANK (USPTO)**

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
11 October 2001 (11.10.2001)

PCT

(10) International Publication Number  
**WO 01/75983 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 29/92.**  
27/08

(74) Agent: **DUIJVESTIJN, Adrianus, J.**; Internationaal Octrooibureau B.V., Prof Holstlaan 6, NL-5656 AA Eindhoven (NL).

(21) International Application Number: **PCT/EP01/03634**

(22) International Filing Date: **28 March 2001 (28.03.2001)**

(81) Designated States (*national*): **CN, JP, KR.**

(25) Filing Language: **English**

(84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).

(26) Publication Language: **English**

(30) Priority Data:  
09/542,712 4 April 2000 (04.04.2000) **US**

Published:  
— with international search report


(71) Applicant: **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(88) Date of publication of the international search report:  
10 May 2002

(72) Inventors: **VATHULYA, Vickram**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **SOWLATI, Tirdad**; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **MULTILAYER CAPACITOR STRUCTURE HAVING AN ARRAY OF CONCENTRIC RING-SHAPED PLATES FOR DEEP SUB-MICRON CMOS**



(57) Abstract: A capacitor structure (20) having a first and at least a second conductor level of (L1-L4) electrically conductive concentric ring-shaped lines (22-25). The conductive lines of the first and at least second levels are arranged in concentric ring-shaped stacks. A dielectric material (26-29) is disposed between the first and second conductor levels and between the concentric conductive lines in each of the levels. At least one electrically conductive via (32) electrically connects the conductive lines in each stack, thereby forming a concentric array of ring-shaped capacitor plates. The concentric array of capacitor plates are electrically connected in an alternating manner to first and second terminals of opposite polarity so that capacitance is generated between adjacent plates of the array. The capacitor structure is especially useful in deep sub-micron CMOS.

# INTERNATIONAL SEARCH REPORT

International Application No.  
PCT/EP 01/03634

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L29/92 H01L27/08

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC, IBM-TDB

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 583 359 A (NG ANTHONY C C ET AL) 10 December 1996 (1996-12-10) abstract; claims; figures	1-11
Y	GB 2 323 705 A (NIPPON ELECTRIC CO) 30 September 1998 (1998-09-30) abstract; claims; figures 1-3,5	1-11
A	US 5 084 405 A (CHAN HIANG C ET AL) 28 January 1992 (1992-01-28) abstract; claims; figure 1 column 1, line 66 - line 68	1
	----	
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

### \* Special categories of cited documents

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\*S\* document member of the same patent family

Date of the actual completion of the international search

4 January 2002

Date of mailing of the international search report

10/01/2002

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel: (+31-70) 340-2040, Tx: 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Wirner, C



## INTERNATIONAL SEARCH REPORT

International Application No

PCT/EP 01/03634

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 499 (E-1607), 19 September 1994 (1994-09-19) -& JP 06 168843 A (TOKIN CORP), 14 June 1994 (1994-06-14) abstract; figures ---	1
A	PATENT ABSTRACTS OF JAPAN vol. 006, no. 173 (E-129), 7 September 1982 (1982-09-07) -& JP 57 088756 A (HITACHI LTD), 2 June 1982 (1982-06-02) abstract; figures ---	1
A	US 6 016 019 A (WOJEWODA IGOR) 18 January 2000 (2000-01-18) abstract; claims; figures 3A,,4 column 1, line 24 - line 28 ---	1
A	US 5 939 766 A (GREENLAW DAVID C ET AL) 17 August 1999 (1999-08-17) abstract; claims; figures -----	1-11

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/EP 01/03634

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5583359	A	10-12-1996	CA 2214123 A1 WO 9627907 A1 EP 0813752 A1 JP 11501159 T	12-09-1996 12-09-1996 29-12-1997 26-01-1999
GB 2323705	A	30-09-1998	US 6104055 A	15-08-2000
US 5084405	A	28-01-1992	DE 4217443 A1 JP 5198771 A	10-12-1992 06-08-1993
JP 06168843	A	14-06-1994	NONE	
JP 57088756	A	02-06-1982	NONE	
US 6016019	A	18-01-2000	CN 1237832 A EP 1000441 A1 WO 9962120 A1	08-12-1999 17-05-2000 02-12-1999
US 5939766	A	17-08-1999	NONE	

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☒ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**